An assembly test chip (ATC), consisting of varieties of test structures, had been utilized to monitor the package integrity of SOJ lead-on-chip (LOC) packages after various reliability tests. Two different types of epoxy molding compounds, namely biphenyl and EOCN epoxies, were chosen to investigate their effects on package’s reliability. After the reliability tests, silicon chip crack was observed in three test samples due to the existence of a large chip backside chipping (˜120 μm). Qualitative study about this failure mechanism was carried out by a finite element analysis and it was found that, due to the higher flexural modulus and CTE of the biphenyl epoxy, the thermally induced stresses developed in the chip encapsulated by this epoxy during reliability tests were more likely to cause the crack propagation in the silicon chip than those induced by using EOCN type epoxy.

1.
Amagai, M., 1995, “Polyimide Fatigue Induced Chip Surface Damage in DRAM’s Lead-On-Chip (LOC) Packages,” Proc. 33rd IEEE Int Reliability Physics Sym., IEEE, Piscataway, NJ, pp. 97–106.
2.
Edwards, D. R., Heinen, G., Bednarz, G. A., and Schroen, W. H., 1983, “Test Structure Methodology of IC Package Material Characterization,” Proc. of 36th Electronic Components Conference, IEEE, Piscataway, NJ, pp. 544–551.
3.
Hullinger, K., Duffalo, J. M., Niederkorn, A. J., and Wecker, N. J., 1995, “Evaluation of a Plastic Encapsulated Package Using a Scalable Thermal Mechanical Test Chip,” Proc. of IEEE Int. Reliability Physics Sym., IEEE, Piscataway, New Jersey.
4.
Shirley, C. G., and Blish, R. C., 1987, “Thin-Film Cracking and Wire Ball Shear in Plastic Dips Due to Temperature Cycle and Thermal Shock,” Proc. of IEEE Int. Reliability Physics Sym., IEEE, Piscataway, New Jersey. pp. 238–249.
5.
Tufte
N.
, and
Stelzer
E. L.
,
1963
, “
Piezoresistive Properties of Silicon Diffused Layers
,”
J. Appl. Phys.
, Vol.
34
, No.
2
, pp.
313
318
.
6.
Van Kessel, G. M., Gee, S. A., and Murphy, J. J., 1983, “The Quality of Die-Attachment and Its Relationship to Stresses and Vertical Die-Cracking,” Proc. of IEEE Int. Reliability Physics Sym., pp. 237–245.
7.
Yang, C.-I., Leong, C.-W., Goh, J.-S., and Yew, C.-K., 1996, “Effects of Mold Compound Properties on Lead-On-Chip (LOC) Package Reliability During IR Reflow,” Proc. of 1996 Electronic Components and Technology Conference, IEEE, Piscataway, NJ, pp. 48–55.
This content is only available via PDF.
You do not currently have access to this content.